module mux(
  input wire  in_1,
  input wire  in_2,
  input wire  select,
  output reg   out);
always@(*)
if (select==1'b1)
  out <=in_1;
  else
  out<=in_2;
  endmodule